

JAPANESE PATENT OFFICE
PATENT JOURNAL
KOKAI PATENT APPLICATION NO. SHO 61[1986]-42942

Int. Cl.⁴: H 01 L 25/04
Sequence No. for Office Use: 7638-5F
Application No.: Sho 59[1984]-164606
Application Date: August 6, 1984
Publication Date: March 1, 1986
No. of Inventions: 1 (Total of 5 pages)
Examination Request: Not requested

SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

Inventor: Yoshiyuki Suehiro
Fujitsu K.K.,
1015 Kami-odanaka,
Nakahara-ku, Kawasaki-shi
Applicant: Fujitsu K.K.
1015 Kami-odanaka,
Nakahara-ku, Kawasaki-shi
Agent: Koshiro Matsuoka, patent
attorney

[There are no amendments to this patent.]

Claims

1. Semiconductor integrated circuit device characterized in that it has a chip-on-chip structure wherein multiple upper semiconductor chips are mounted on a lower semiconductor chip and are connected, with one of said upper semiconductor chips being selectively made to function by a selector circuit provided on said lower semiconductor chip.

2. The semiconductor integrated circuit device described in Claim 1, characterized in that the aforementioned multiple upper semiconductor chips are composed of the same type of material.

3. The semiconductor integrated circuit device described in Claim 1, characterized in that the aforementioned multiple upper semiconductor chips are composed of different types of materials.

4. The semiconductor integrated circuit device described in Claim 1, characterized in that the aforementioned lower semiconductor chip has a means for testing the upper semiconductor chips, with said upper semiconductor chips being selectively made to operate according to test results produced by said testing means.

* * *